Abstract-This paper introduces techniques for power-efficient design of power-delivery network (PDN) in multiple voltage-island system-on-chip (SoC) designs. The first technique is targeted to SoC designs with static-voltage assignment, while the second technique is pertinent to SoC designs with dynamic-voltage scaling (DVS) capability. Conventionally, a single-level configuration of dc-dc converters, where exactly one converter resides between the power source and each load, is used to deliver currents at appropriate voltage levels to different loads on the chip. In the presence of DVS capability, each dc-dc converter in this network should be able to adjust its output voltage. In the first part of this paper, it is shown that, in a SoC design with static-voltage assignment, a multilevel tree topology of suitably chosen dc-dc converters between the power source and loads can result in higher power efficiency in the PDN. The problem is formulated as a combinatorial problem and is efficiently solved by dynamic programming. In the second part of this paper, a new technique is presented to design the PDN for a SoC design to support DVS. In this technique, the PDN is composed of two layers. In the first layer, dc-dc converters with fixed output voltages are used to generate all voltage levels that are needed by different loads in the SoC design. In the second layer of the PDN, a power-switch network is used to dynamically connect the power-supply terminals of each load to the appropriate dc-dc converter output in the first layer. Experimental results demonstrate the efficacy of both techniques.
I. INTRODUCTION
T HE power-delivery network (PDN) is a critical design component in system-on-chip (SoC) designs. A robust PDN is required to achieve a high level of power-supply integrity. If improperly designed, this network could be a major source of noise, such as IR-drop, ground bounce, and electromagnetic interference [1] . With careful design, the PDN can tolerate large variations in load currents while maintaining the supply-voltage level across the chip within a desired range [2] .
Emerging low-power design techniques have made the design of PDN an even more challenging task. More precisely, multiple voltage domains are being introduced on the SoC in order to minimize the overall power dissipation of the system while meeting a performance constraint. This means that it is possible to have multiple relatively small logic blocks operating at different voltages. The voltage of each logic block may be fixed or change dynamically based on workload monitoring. This is also known as the multiple voltage-island approach [3] . In these systems, it is required that the PDN delivers power at appropriate voltage levels to different functional blocks (FBs) while incurring the minimum power loss. A typical PDN design methodology for a high-performance SoC comprises of three steps: 1) establishing a target impedance to be met across a broad frequency range for the PDN; 2) designing a proper system-level decoupling network, i.e., specifying components to meet that impedance; 3) selecting the right voltage-regulator modules (VRMs). 1 A target impedance value of several tens or hundreds of milliohms is usually established. Decoupling capacitors (decaps) are used to try to achieve this target impedance value up to frequency that is at least several times the clock frequency. Finally, VRMs are selected such that design requirement for each FB is met while the power efficiency of the system is maximized.
This paper is mainly concerned about the third step in the design of PDN for a high-performance SoC, i.e., selecting VRMs in the PDN. We propose the following techniques to reduce power dissipation in a PDN: 1) using a two-level VRM tree to deliver different voltages in a multiple voltage-island SoC design with fixed voltages; 2) using a one-level VRM tree with an additional powerswitch network (PSN) to deliver different voltages in a multiple voltage-island SoC design with dynamicvoltage-scaled islands. The remainder of this paper is organized as follows. Section II provides some background on PDN design. In Section III, the problem of VRM tree optimization (RMTO) for a static-voltage-island SoC for minimum power dissipation is discussed, and an efficient algorithm is proposed to optimally select the best set of regulators in the VRM tree. In Section IV, a new architecture for the design of PDN on a SoC with dynamicvoltage-scaling (DVS) option is proposed, and an algorithm is presented to optimally select the best set of VRMs in this network. Section V is dedicated to the experimental results, while Section VI concludes this paper. Preliminary results of this paper have appeared in [4] and [5] .
II. BACKGROUND

A. Establishing Target Impedance of the PDN
A methodology for designing a good PDN is to define a target impedance for the network that should be met over a broad frequency band [6] . This parameter can be computed by assuming α% allowable ripple (noise) on the supply voltage V dd and using value of the maximum switching current drawn by the circuit I peak . The target impedance can then be calculated as [7] Z target = α% × V dd I peak .
As an example, for a complex high-performance design done in the 65-nm node and a supply voltage of 1.1 V, the peak power dissipation is 104 W [8] , and therefore, I peak = 104/1.1 = 94 A. If 5% ripple is allowed on the voltage supply, the calculated target impedance will be 0.6 mΩ. From the general scaling theory, the clock frequency f clk and current demand I peak are increasing, while the power supply voltage V dd is decreasing. Therefore, to satisfy the power-supply noise constraint, the target impedance of the power supply is expected to decrease while it must be met over a wider frequency range.
B. Designing a Proper System-Level Decoupling Network
Since the current drawn by digital circuits can change suddenly with different frequencies, the target impedance should be met over a broad frequency range to guarantee that the ripple on the voltage supply does not exceed the allowable value. To meet this requirement, on-and off-chip decaps must be suitably placed in the design. Decaps play an important role in the PDN because they act as charge reservoirs providing instantaneous current for switching circuits. Current surface-mount ceramic capacitors provide good IC decoupling up to around 100-300 MHz [9] . Decoupling in higher frequencies can be achieved by deploying on-chip capacitors. The amount of onchip capacitance that can be added is limited to the real estate on-chip. Much research has been conducted to address the problem of decap allocation. In [10] , for example, the problem of decap allocation during initial floorplanning stage was formulated as a linear program. In [11] , the authors proposed a technique for sizing and placing decaps in a standard-cell layout. With the aid of macromodeling and the concept of an effective radius of a decap, the authors of [12] proposed an efficient charge-based method for decap allocation.
C. Selecting the Right VRMs
Every electronic circuit is designed to operate off of some supply voltage, which is usually assumed to be relatively constant, e.g., 1.2 V with ±5% ripple. A VRM provides this substantially constant dc-output voltage regardless of changes in load current or input voltage (this statement assumes that the load current and input voltage are within the specified operating range for the part). Assume that the range of input voltages and load currents over which a regulator can maintain a target voltage level within the specified tolerance band (e.g., 1.3 V with ±5% ripple) has been specified. The regulator's power ef- ficiency is calculated as the ratio of the power that is delivered to the load to the power that is extracted from the input source, i.e.,
Power efficiency is one of the most important figures of merit for a voltage regulator and is a function of the input voltage and output current of the VRM. Fig. 1 shows the efficiency of a commercial VRM as a function of the input voltage and output current.
Each VRM has an associated cost which depends on its complexity, silicon-area, and passive-element costs. For example, because of their inductors, regulated inductor-based VRMs are usually the most expensive type of dc-dc converters. Linear regulators, on the other hand, are typically the least expensive ones.
In a complex SoC design, there are many FBs providing various functionality. Examples of processing elements are DSP or CPU cores. Examples of other FBs are interface blocks, MPEG encoder/decoder blocks, RF front-end, on-chip memory, and various controllers. Each of these FBs has different voltage and current requirements which have traditionally been met by utilizing one or more off-chip VRMs. In a multivoltage SoC, however, keeping the VRM's off-chip not only increases the total cost of the system but also increases the system size, lowers the system reliability, and creates more rigid requirements on the VRM due to losses on the board. On the other hand, one of the main advantages of deploying on-chip regulators is that, because the VRMs are located close to the load, the impedance between each VRM and its load becomes smaller, resulting in lower noise injection on the power-supply lines [2] . Consequently, utilizing on-chip voltage regulators have become attractive for low-power applications, particularly in compact handheld devices [14] , [15] . Fig. 2 shows the role of VRMs in providing appropriate voltage levels to different FBs on a "static" voltage-island SoC. Typically, a (single level) star topology of VRMs, where only one converter resides between the power source and each load, is used to deliver currents with appropriate voltage levels to different loads on the chip. In the first part of this paper, we show that using a (multilevel) tree topology of suitably chosen VRMs between the power source and loads yields higher power efficiency in the PDN. We formulate the problem of selecting the best set of regulators in a VRM tree topology as a dynamic program and efficiently solve it.
In the conventional technique to support DVS for different FBs, which is shown in Fig. 3 , each FB has its own VRM with multiple output-voltage levels [16] , [17] . The power manager selects the supply level that VRM i provides to the FB i . In the second part of this paper, we show that this architecture, despite its simplicity, has several shortcomings and propose a new technique to address the problem of PDN design to support DVS.
III. RMTO FOR MINIMUM POWER DISSIPATION IN A STATIC-VOLTAGE-ISLAND SOC
The RMTO problem is defined as follows. RMTO Problem: Given are as follows:
1) a library R of VRMs, and for each r ∈ R, its output voltage υ r,out , the minimum and maximum input voltages υ min r,in and υ max r,in , respectively, the maximum load current ι max r,out , and the VRM efficiency η r as a function of load current and input voltage; 2) a power source P with a nominal voltage of V P ; 3) a set F of FBs, and for each f ∈ F, its required voltage V f and average current demand I f .
The goal is to build a tree topology of VRMs that connects P to all FBs and minimizes the PDN power loss from the power source to the loads while meeting the voltage and current constraints. From here on, we focus on this RMTO problem statement. An interesting variant of the problem, which we do not address in this paper, is as follows. Given a cost associated with each regulator, minimize the power loss in the PDN while ensuring that the total cost of the VRM tree does not exceed a cost budget.
It should be noted that the power delivered to the FBs is independent of the topology of the VRM tree and is given by
Therefore, to minimize the power loss in the PDN from the power source to the loads, one needs to minimize the power drawn from the power supply. Given that the voltage of the power supply is fixed, the objective of RMTO problem is to minimize the current drawn from the power supply.
Unlike the conventional way of putting one VRM between the power source and each FB, RMTO considers building a (multilevel) tree topology of VRMs between the power source and FBs to minimize the PDN power loss. The rationale behind using multilevel tree topologies for RMTO is that the efficiency of a VRM is a nonmonotonic function of its input voltage and output current. Therefore, by using a more complex tree topology, it may be the case that a VRM can be used in a manner that would maximize its efficiency. For example, assume that a VRM tree needs to be built to deliver current at appropriate voltage level to the FBs shown in Fig. 4(a) . Furthermore, assume that the best VRM that can generate 1.5 V at 100-mA output current is LM2608 [13] whose efficiency curve is shown in Fig. 1 , and for simplicity of the discussion, let us assume that the best VRM that can generate 1.3 V at output current of 40 mA is a VRM whose efficiency curves are similar to those of LM2608. These two VRMs are, respectively, shown as VRM1 and VRM2 in Fig. 4(a) . From Fig. 1 , it is shown that the efficiencies of the VRM at input voltage of 3.6 V and output currents of 100 and 40 mA are, respectively, 86% and 81%; therefore, by using (2), the current drawn from the power supply as shown in Fig. 4 (a) is calculated as
Now, assume that the tree topology shown in Fig. 4 (b) is used to deliver power to the FBs. In this figure, VRM1 is LM2608, and VRM3 is a low-dropout voltage (LDO) regulator which is used to convert 1.5 to 1.3 V. In an LDO, I in ≈ I out ; therefore, η ≈ V out /V in . It is shown that, in this case, the output current of VRM1 is increased to 140 mA, and according to Fig. 1 , its efficiency is increased to 90%; therefore, the current drawn from the power supply shown in Fig. 4 (b) is calculated as
It is seen that, in this case, using a two-level VRM tree is more beneficial than a single VRM tree. This is due to the fact that the efficiency of VRM1 is increased in the new VRM tree topology.
We assume that each VRM can provide only one output voltage (multioutput VRMs are considered as multiple VRMs, each with its own fixed voltage output).
Although RMTO problem definition does not put any constraints on the depth of the VRM tree that drives the loads, in practice, such a constraint is useful. The reason is that utilizing a VRM tree with a large number of internal levels tends to increase the number of regulators, which in turn increases their cost and chip area overhead, with little (if any) benefit in terms of improving the power efficiency of the PDN. For this reason, in this paper, we only consider up to two levels of regulators in the VRM tree, i.e., the (node) depth of the tree is four, with one corresponding to the power source, one corresponding to the loads, and up to two internal levels dedicated to VRMs. Our solution, however, can be easily extended to handle VRM trees with higher depth.
To improve the efficiency of our solution technique by implicitly considering a large class of tree topologies under one class representative, it is convenient to introduce an ideal VRM whose efficiency is 100% and whose output voltage and, thus, output current are equal to its input voltage and current, respectively. This ideal VRM (really a lossless buffer) is added to library R of VRMs. Note that ideal VRMs are inserted on every path from the tree root to a leaf node in the tree so that the logical depth of each such path is exactly four.
Definition 1: A VRM satisfies monotonic input-current (MIC) property if its input current is a monotonic-increasing function of its output current, independent of the input voltage.
Notice that the MIC property may hold in spite of the nonmonotonic power-efficiency characteristics for a VRM. This is because of the way that power efficiency is defined and its relation to input and output voltages and currents. More precisely, the MIC property holds as long as the VRM has a single mode, where the basic feedback loop in the regulator which performs the output and line regulation does not change its parameters (reference voltage levels, sensing network parameters, switch configuration, etc.) in response to applied input voltages. There are, however, VRMs that may operate as, for example, 2× charge pump or 1.5× charge pump or even an LDO depending on the applied input voltage. Such VRMs tend to exhibit a non-MIC versus output-current behavior. In the remaining of this paper, we assume that each VRM has a single mode of operation (multimode VRMs are considered as multiple VRMs, each with a single mode of operation).
If the tree topology is fixed (-F option), then the selection of the appropriate regulator for each node can be done optimally by using dynamic programming starting from the leaf nodes. This algorithm, called RMTO-F, will be presented in the next section. Table I introduces notations which will be used in RMTO-F algorithm.
A. RMTO for Fixed Tree Topology
An algorithm for solving the RMTO-F problem is shown in Fig. 5 . This algorithm starts with the nodes in the second internal level of the tree T . If any such node is connected to two FBs with different input-voltage requirements, then the tree will not be a feasible VRM tree (a precise definition is provided later), and the algorithm terminates; otherwise, the output current of the node is calculated as the sum of the current demands of all leaf nodes (FBs) that are connected to it. Next, all candidate VRMs with compatible output voltage and current characteristics are evaluated. Since the input voltage of the second-level node is not known at this time, the power efficiency of each candidate VRM for the node in question cannot be calculated directly. Furthermore, because this node can be driven by any first-level VRM node, all voltage values in U are enumerated. Next, for each enumerated voltage value, the power efficiency of each matching VRM (i.e., one that accepts the voltage value as its input voltage) is obtained from the efficiency curves for that regulator. This information is then used to compute the input current of the second-level node as the minimum of the input currents of the matching VRMs. The calculated input current is stored in a lookup table with the key set to the input voltage of the second-level node and the value set to the input current of that same node.
The assumption of MIC property allows us to solve the problem by dynamic programming. More precisely, this definition emphasizes that the input current of a first-level node is minimized only when its output current is minimized; therefore, when searching for the best matching VRM for a second-level node, we only need to find the VRM which minimizes the input current of the node and put its info in a 1-D lookup table.
The first-level nodes are visited next. For each such node n, all candidate output voltages υ out (n) (defined as the voltages in the intersection of all V m 's, where m denotes a fan-out of n) are considered. Next, a set of output voltages are identified where each of these output voltages show up in input current versus input voltage lookup tables that are stored at each fanout of n. For every such output voltage, the sum of the input currents of the driven second-level nodes is computed and set as the target output current of the first-level node. Next, based on the output current of that first-level node and the known input voltage of the same node (which is the same as the output voltage of the power source for the VRM tree), the optimum VRM assignment for the first-level node is determined by enumerating all possible VRMs that match at that node, i.e., a VRM assignment is chosen that minimizes the input current of the first-level node (and, hence, the output current demand on the power source along the edge that leads to that node) while providing the output current needed by driven secondlevel nodes under the selected output-voltage assignment for the first-level node.
Theorem 1: The complexity of RMTO-F algorithm is O(|R| 2 |F| lg |F|). All proofs are removed for brevity (interested reader may refer to [18] ).
B. RMTO for Variable Tree Topology
The optimal solution for the VRM tree problem when the tree topology may be varied (-V option) is found by enumerating all feasible trees with exactly two internal nodes and |F| leaf nodes.
Definition 2: A VRM tree topology is feasible under the following conditions: 1) It has an exact depth of four, i.e., every path from the root to a leaf node comprises of a zerothlevel node corresponding to the tree root, a third-level node corresponding to the leaf node, with two levels of internal nodes in between, and 2) the leaf nodes under any second-level internal node in the tree have the same voltage assignments.
Since each VRM can only provide one output-voltage level, the number of VRMs in a feasible VRM tree topology cannot be less than the number of distinct voltage levels of the FBs. The number of possible combinations for the first level of the tree is the power set of the number of second-level nodes in that tree. After generating each feasible tree instance T , the RMTO-F algorithm is used to find the optimum solution for the corresponding T (cf. Fig. 6 ). One issue with RMTO-V procedure is that the number of feasible trees with n leaves appears to be quite large; fortunately, in the RMTO problem, many of the generated trees are isomorphic (cf. Fig. 7 ).
Definition 3: Two VRM trees T 1 and T 2 are called interisomorphic if, by a change of labeling in the intermediate vertices of one tree, it becomes equal to the other; otherwise, they are called non-inter-isomorphic. The set of all non-interisomorphic trees comprising of exactly two internal levels and n leaf nodes is denoted by T 2 (n).
It is clear that to find the optimal solution of VRM tree problem when the tree topology may be varied, only the set of non-inter-isomorphic feasible trees should be enumerated. In [18] , a mathematical framework is provided to efficiently generate the set of non-inter-isomorphic trees.
In way of defining some relevant concepts, we point out that the number of partitions of a set with n elements is the nth Bell number, which is shown as B n . For every n and n ≤ m, the Stirling number of the second kind, denoted as n m , is the number of ways of partitioning a set of n elements into m nonempty sets.
Lemma 1:
The number of all non-inter-isomorphic trees with exactly two internal levels and n leaf nodes is obtained from
where B m is the Bell number and n m is the Stirling number of the second kind.
C. Practical Issues 1) Noise Consideration:
One practical issue in the proposed VRM tree topology is the propagation of the digital core noise to the power supply of the analog cores. The effect of this noise on system operation can be reduced by isolating sensitive FBs from the noisy ones. Isolation can be performed through VRM isolation and/or distribution-network isolation. In VRM isolation, sensitive blocks have their own VRMs which cannot be shared with noisy blocks. In this case, to find the power optimal VRM tree by using the RMTO-V algorithm, some of the tree topologies are not allowed in the enumeration. Distribution-network isolation, on the other hand, is achieved by providing separate distribution networks for different blocks [2] . Assume that FB1 and FB2 are driven by a single VRM, and FB1 is a very sensitive circuit which should be isolated from the noisy circuit FB2. By providing separate distribution networks for FB1 and FB2 back to a common point X, most of the powersupply noise generated by FB2 is dropped across the impedance of its private distribution impedance Z FB2 and, thus, does not affect FB1 [2] .
2) Effect of Current Profiles: Current profiles of the loads play a key role in the design of an efficient VRM tree. To motivate the need for considering the load profile of the FBs, consider the following example. Assume that to provide an FB with a desired voltage level, a buck converter is needed, and the only candidate converters are those shown in Fig. 8 . Now, if the load profile of the FB is {(200 mA, 90%), (100 mA, 10%)}, i.e., in 90% of the time, the FB consume 200 mA, and in 10%, it consumes 100-mA current, then using the VRM shown in Fig. 8(b) is more efficient, whereas with a load profile of {(200 mA, 10%), (100 mA, 90%)}, VRM shown in Fig. 8(a) is a better choice.
In the following, we describe how to account for the effect of load profiles in the RMTO-F algorithm. To begin with, for simplicity, we assume that the profiles of different FBs are independent of one another. In the next section, we show how to account for the correlations among load profiles.
Assume that m FBs, , respectively, denote the efficiency and input current of c n when f i is in state k i . Since we assume that the profile of different FBs are independent of one another, the probability of this event is calculated as follows:
Since the output current of c n is I
..,k m and input current i
Notice that the number of states in node n is the product of the number of states in its fan-out nodes. An example of generating the PWL input current for the fanin node is shown in Fig. 9 . In this figure, it is assumed that the VRM shown in Fig. 8(a) has been used, and V out /V in = 0.5.
The average input current of node n, which is used in optimization, can be obtained from
The candidate VRM c n at node n should satisfy the constraint that
3) Effect of Correlations Among Current Profiles:
The correlation between the load profiles of FBs could be used to design a more efficient VRM tree. To motivate the problem, consider two corner-case examples. In the first case, the load currents of the FBs are positively correlated in the sense that both FBs have the same peak and off-peak load intervals. An example of such a case is two processor cores that work in parallel. In this case, both processors achieve their minimum and maximum currents at the same intervals [cf. Fig. 10(a) ]. On the other hand, in some cases, the load profiles of the FBs are negatively correlated, i.e., when one FB is in its low-load state, the other one is in the high-load state and vice versa [cf. Fig. 10(b) ]. An instance of such a scenario occurs by using activity-migration technique for dynamic thermal management in which the peak junction temperature is controlled by moving computation between multiple replicated units [21] .
It is clear that these two scenarios put different constraints on the VRM tree design. For example, when two FBs are negatively correlated, it is more likely that by sharing a single VRM for both of them, a more power-efficient VRM network can be achieved. Rather minor changes need to be made to the RMTO-F algorithm so that it can handle the effect of load-profile correlations. In the remainder of this section, we describe how to account for the effect of load profiles in the RMTO-F algorithm. Assume that m FBs, f 1 , f 2 , . . . , f m , with the same required voltage level V are connected to a node n. The current profiles of the FBs are expressed as {I j i }, where I j i is the current demand of f i when it is in jth state. When calculating the efficiency and input current of a candidate regulator c n for n, i out (n) becomes a PWL function; so, instead of having a constant value for the efficiency and input current of node n, we need to model both of them as PWL functions. That is
where η j and i j in are the efficiency and input current when f i 's are in state j.
In addition, notice that the candidate VRM c n at node n should satisfy the constraint that
IV. RMTO FOR MINIMUM POWER DISSIPATION IN A SOC WITH DVS OPTION
Dynamic power management (DPM) is a feature of the runtime environment of a system that dynamically reconfigures itself to provide the requested services and performance levels with a minimum activity level on its FBs. The fundamental principle for the applicability of DPM is that systems (and their FBs) experience nonuniform workloads during operation time. Such an assumption is valid for most systems, both when considered in isolation and when internetworked. A second assumption of DPM is that it is possible to predict, with a certain degree of confidence, the fluctuations of workload [22] . At the physical level, DPM is usually performed through assignment of appropriate voltage levels and corresponding clock frequencies to different FBs of the system. This is also known as DVS. In a SoC with DVS option, an on-chip power manager decides when to switch the SoC power-performance state (PPS), where each PPS corresponds to a particular combination of voltagelevel (and associated clock frequency) assignments to various FBs in the SoC.
The PDN of a DVS-enabled SoC is required to deliver power at appropriate voltage levels to different functional FBs while incurring the minimum power loss in the PDN. In the conventional technique to support DVS for different FBs, which is shown in Fig. 3 , each FB has its own VRM with multiple output-voltage levels [16] , [17] . The power manager selects the supply level that VRM i provides to the FB i .
This architecture, despite its simplicity, has several shortcomings: 1) the number of VRMs used in the PDN is equal to the number of FBs, i.e., when the number of FBs that can accept multiple voltage levels becomes large, the number of VRMs increases, which in turn increases the chip area and cost; 2) design of variable output-voltage VRM is quite challenging and its cost is correspondingly higher than that of a fixed output-voltage VRM; and 3) unlike the VRMs with fixed V out where the power conversion efficiency is highly optimized for a specific output-voltage level, the power-conversion efficiency of the multiple-V out VRM varies as a function of the chosen V out and may sometimes degrade severely from one V out to next [23] .
Based on these observations, in the next section, we propose a new technique to address the problem of PDN design to support DVS.
A. Power-Efficient PDN to Enable DVS
In our technique, which is shown in Fig. 11 , the PDN is composed of two layers. In the first layer of PDN, which is called the power-conversion network (PCN), VRMs are used to generate all voltage levels that may be needed by different FBs in the SoC design. This is accomplished by using fixed-V out VRMs; so, if U is the set of all voltage levels required by any FBs, then there must be at least |U| VRMs in the PCN. Usually, this number is small, since many of the FBs share the same set of allowed voltage levels. In the second layer of PDN, a PSN is used to dynamically connect the power-supply terminals of each FB to the appropriate VRM output in the PCN. In our system modeling framework, it is assumed that the transition of the system into different PPSs can be described as a time-homogenous Markov chain (interested readers can find detailed information about Markov chains in [24] ), and hence, PPS transitions can be captured by a stationary timeindependent transition matrix [p ij ] (cf. Fig. 12 ). In each state of this Markov chain, the supply-voltage level of all FBs is specified. Clearly, no two states will have the same supplyvoltage assignments. Let π i denote the probability of being in state i of this Markov chain. In vector π = [π i ] entries π i sum to one and satisfy
Additionally, for simplicity, in this section, it is assumed that the current demands of every FB when it is working with each of its voltage levels is specified and is constant. In the next section, it will be shown how to change the problem formulation to handle the general case when the current demands of FBs follow some probability distribution function around a mean value. Moreover, it is assumed that level shifters have been included in the SoC to enable communication among FBs operating on different supply voltages. Now, the question becomes how to design the PCN to achieve minimum power loss in the power distribution network and how to design the PSN to make sure that all FBs receive the desired supplyvoltage level. 
1) PCN Optimization:
The PCN optimization supporting DVS (PCODS) problem is defined next.
PCODS Problem: Given are as follows: 1) a library R of VRMs, and for each r ∈ R, its cost c r output voltage υ r,out , the minimum and maximum input voltages υ min r,in and υ max r,in , respectively, the maximum load current ι max r,out , and the VRM's power-conversion efficiency η r as a function of the load current and input voltage; 2) a power source P with the nominal voltage of V P ; 3) a set F of FBs, and for each f ∈ F, the required voltages and the corresponding current demands; 4) a Markov chain model S of the system where the required supply-voltage level of each FB is specified in each state of the Markov chain. The objective is to build a network of VRMs that connects P to all FBs and minimizes a weighted sum of total power consumption and total cost of the VRMs used in the PCN, i.e., V P I P + λ r∈PCN c r , while meeting the voltage and current constraints.
In PCODS problem, λ is a parameter which defines the tradeoff between power efficiency and cost of the PCN. For example, if λ = 0, then PCODS will optimize the power efficiency while λ = ∞ will result in the least-cost PCN.
Before giving details of how PCODS can be solved, in Table II , we define the notation used in the remainder of the section. The other notation used in this section is from Table I .
We assume that if an FB requires the same voltage V in two different states, it is always powered up by an identical VRM. This assumption implies that the number of power switches in PSN to deliver power to FB f ∈ F is exactly |V f |, and thus, it reduces not only the complexity of PSN but also the power loss of the PSN during PPS transitions.
It should be noted that the power delivered to the FBs is independent of the topology of PCN and is calculated as
Since each FB may have more than one voltage level, FB voltage domains D i 's may be overlapping. For each voltage level V i ∈ W, one or more VRMs should be used to deliver power to the corresponding FB voltage domain D i . Assume that the topology of the VRM tree delivering power to D i is known. In this case, when the system is in state s, the output current of a VRM r with output voltage V i that delivers power to a subset D j i ⊆ D i can be computed as
Therefore, the input current of VRM r in state s is obtained as (17) and the average input current of r which is drawn from the power supply is
The average current drawn from the power supply by the FB voltage domain D i is then computed as
where R i is the set of all VRMs used to power up D i . The total cost of the VRMs used in this topology to deliver power to D i is
Therefore, the average current drawn from the power supply by this PCN and the total cost of VRMs in the PCN can be written as
To deliver power to FBs in each D i , different options are available (cf. Fig. 13 for a pictorial explanation) . In the first option, which is the lowest-cost one, only one VRM is used to deliver power to all FBs in each D i . The other option is to use one VRM per FB. The drawback of this option is that the number of VRMs increases with the number of FBs. Because of the nonmonotonic dependence of power-conversion efficiency on the delivered output current, neither solution may be that optimal from a power-efficiency viewpoint, i.e., a design in between the two extremes may be the best one. Furthermore, because objective function in the general formulation of the PCODS problem is a weighted sum of the power consumption The conclusion of Theorem 2 is that in order to determine the optimum VRM assignment for a set D i , all set partitioning solutions for D i should be enumerated. For each partitioning solution, the VRM r which satisfies the constraints and minimizes V P I avg + λc for every part must be found, and subsequently, the partitioning solution that results in the minimum value of j V P I avg,j + λ j c j shall be identified as the optimum one. Based on the earlier discussion, Fig. 14 shows optPCN algorithm to solve PCODS problem. Basically, it starts by constructing D i sets, and for each D i , it finds the best VRM assignment by using Theorem 2. 2 A partition of set U is a division of U into nonoverlapping parts whose union is U . From Theorem 4, one can see that optPCN algorithm has exponential complexity in the number of FBs; however, since the number of FBs is small, in practice, the runtime of the algorithm is quite reasonable.
B. Effect of Time-Varying Currents
In the formulation of PCODS problem, it is assumed that the current demand of each FB is a constant value independent of the system PPS. In this section, it is shown how to modify the problem formulation to handle the case when the current demands of various FBs follow some probability density function.
We assume that the current demands of different FBs can be modeled as independent Gaussian distribution functions (the case that the demands follow some other probability distribution function can be addressed in a similar manner). In this case, because the output current of a VRM which is connected to a number of FBs is a sum of independent Gaussian random variables [cf. (16) ], it will also be a Gaussian random variable, whose mean and variance, respectively, are the sum of means and sum of variances of the current demand distributions in the corresponding FBs. This continuous-time random variable is approximated with a discrete-time random-variable function which has the probability Pr(j) in interval [I min + j × ΔI, I min + (j + 1) × ΔI) (for 0 ≤ j < (I max − I min )/ΔI).
Since the efficiency of the VRM and, hence, its input current are functions of the output current, (17) should be modified to account for this dependence
where L = (I max − I min )/ΔI − 1. Selecting a smaller value for ΔI results in a better approximation for input current of the VRM but also increases the algorithm runtime.
C. PSN Optimization
PSN performs the function of switching the supply-voltage level of the FBs when a new PPS is commanded by the power manager. Fig. 15 shows a PSN for delivering three different voltage levels to an FB. The switches in the PSN are controlled by a power-switch controller which is zero-hot coded, i.e., at any given time, only one of its outputs is zero, and hence, only one PMOS transistors in on.
In the proposed PSN, each power switch is placed at the destination node, i.e., close to the corresponding FB (there is one power switch per FB). Therefore, we only need as many global power-supply meshes as there are VRMs in the tree. The number of global power meshes required under this scenario is typically much fewer than the number of such meshes if the power switches were placed at the source, i.e., near the VRM (there would be one power switch per VRM). Clearly, lowering the global power-mesh count at the expense of increasing the power-switch count is a desirable tradeoff because the cost of a global power mesh is much higher than that of a power switch.
The number of PMOS transistors needed for each FB f in the PSN is |V f |. The PMOS transistor which is required to deliver voltage level v ∈ V f to an f ∈ F and its width are, respectively, denoted as M f,v and W f,v . This PMOS transistor should be large enough so that the voltage drop between its drain and source does not exceed a tolerable value.
In the steady state, when FB f is supplied with v ∈ V f , the current that flows through the on PMOS transistor M f,v is the current demand of f at voltage v, i.e., I f,v . Since this transistor is in triode region, its current can be derived from the alphapower model [25] as
where L eff is the effective length of the transistor and V gs , V ds , and V t are the gate-to-source, drain-to-source, and threshold voltages of the transistor, respectively. Note that k and α are technology. Now, if the maximum tolerable voltage drop at the supply of the FB is ΔV , the minimum required width for W f,v will be computed as
1) PSN Power Consumption: When the state of the system changes from PPS i to j, some energy is consumed to turn on/off some of the power switches. Assume that the power manager changes the state of the system at regular time intervals with a frequency of f PM . If C PMOS is the total capacitance which is charged or discharged during this transition, then the power consumption for this transition is calculated from
where p i→j denotes the transition probability from PPS i to j which can be computed as
Therefore, the power consumption of the PMOS switches is calculated as
Equation (28) is the power-consumption overhead of our solution as compared to the conventional one, where one multipleoutput VRM is used for each FB to provide it with appropriate voltage levels.
V. EXPERIMENTAL RESULTS
The algorithms proposed in this paper have been implemented in C++ and evaluated on a set of test-benches. All experiments have been performed on a Linux server with 1.5-GHz CPU and a 14-GB memory. A collection of 30 dc-dc commercially available regulators from Texas Instruments Incorporated and National Semiconductors were chosen to create the library of VRMs. The power-conversion efficiency of each VRM is modeled as a PWL function of input voltage and output current. More precisely, for each available V in in the datasheet of a VRM, the power-conversion efficiency of the VRM is modeled as a PWL function with six data points. The cost of each VRM was assumed to be its dollar cost for a 1000-unit purchase. Note that we did not have access to the efficiency curves and cost of the unpackaged dc-dc converters. 
A. Static-Voltage Islands
In the first set of experiments, we studied the efficiency of first proposed technique in reducing the power consumption of PDN in static-voltage-island SoC designs. More precisely, we compared the results of our RMTO-V with the results of the optimal VRM assignment in a star topology. For a fair comparison, the same set of VRMs has been used for finding the VRMs in one-level VRM trees and those in two-level VRM trees. Table III shows the number of FBs in each test-bench along with the reduction of power loss in the PDN achieved by applying our algorithm (power loss in the PDN is the difference between the power delivered to FBs and the power drawn from the power source P ). Also shown in this table is the increase in PDN cost of each test-bench as a result of applying our technique (PDN cost is the total cost of VRMs used in the network). The supply voltage V P of each test-bench is 2.5 V. From this table, one can see that by applying RMTO-V, on average, 18% power reduction in PDN can be achieved with a small PDN cost overhead.
B. Dynamic-Voltage Islands
In the second set of experimental results, we performed two experiments to compare the performance of the proposed technique with the conventional VRM assignment to support DVS in a system. In the first experiment, we used optPCN algorithm with λ = 0 to find the most power-efficient PCN based on our solution. The best multiple-output VRM assignment to minimize the power consumption of the system based on the conventional solution was also generated for comparison purposes. The results of this experiment are reported in Table IV , where the first column gives the name of the test-bench, the second column gives the number of FBs in the problem, and the third column gives the number of states in the Markov chain model of the system. Columns 4 and 5 show PDN power loss and cost reduction in the proposed solution as compared to those of the conventional solution. Finally, the last column shows the runtime of optPCN algorithm for finding the optimal set of VRM in the PCN. From Table IV, one can see that the proposed technique reduces the power loss of PDN by an average of 31%. Additionally, in most cases, it also reduces the PDN cost. The average PDN cost reduction is 6.5%. Finally, one can see that the runtime of optPCN algorithm is quite reasonable.
In the second experiment, we studied the tradeoff between the power efficiency of the PDN and its cost. More precisely, in addition to designing the optimal PCN for λ = 0 by running optPCN algorithm, the algorithm was invoked for other values of λ for which the PCN power loss does not increase beyond 10% of its optimal value. The cost reduction of the PDN for this set of test-benches is reported in Table V . It is seen that, on average, by allowing about 9% increase in the PDN power loss, the cost of PDN can be lowered by 41%.
VI. CONCLUSION
We presented two new techniques for optimal design of PDN for multiple voltage-island SoCs. First, we showed that by using a tree topology of suitably chosen voltage regulators between the power source and loads, one can achieve higher power efficiency in the PDN of static-voltage-island designs. We formulated the problem of optimizing the VRM tree as a dynamic program and solved it efficiently. Second, we presented a technique to design an efficient PDN for systems with DVS capability. In this technique, the PDN is composed of two layers: PCN and PSN. In PCN, fixed-V out VRMs are used to generate all voltage levels that may be needed by different FBs in the system. PSN is subsequently used to dynamically connect the power-supply terminals of each FB to the appropriate VRM output in the PCN. We showed that this technique not only reduces the cost of the PCN but also results in a more powerefficient PDN. We further described an algorithm to select the best VRMs to achieve a design target in the new PDN. Experimental results have demonstrated the efficacy of proposed problem formulations and solutions.
